, ATPG, coverage analysis, Transition delay test coverage analysis Expertise in test mode timing constraints definition..., shell, etc. Experience in simulating test vectors Knowledge of equivalence check, DFT DRC rules both in RTL lint tool......
Job Location: Hyderabad, Telangana, IndiaSelected articles on work and employment, which may be found interesting:
How not to do much harm to career through social networking?Find more articles on Articles page