/VHDL RTL to structural netlist. Improve synthesis engine QoR. Create test designs with test benches to verify... Engineering. Proficient with C/C++, Verilog/VHDL, logic design, Tcl and shell scripts. Strong background and experience......
Job Location: Pune, Maharashtra, IndiaSelected articles on work and employment, which may be found interesting:
The first phone conversation with the potential employerFind more articles on Articles page