on Subsystems Verification, working closely with the Design leads, Architect the test bench, author & Sign-off on the Test Plan.... -- Understand the Subsystem requirements/specification and author the Verification Plan -- Develop the SV UVM Test Environment, Own......
Job Location: Hyderabad, Telangana - Secunderabad, Telangana, IndiaSelected articles on work and employment, which may be found interesting:
5 ways to overcome the fear of job changeFind more articles on Articles page