digital design, RTL & FPGA development flows. Proficiency in HDLs like SystemVerilog/Verilog for RTL Design. Knowledge... & experience of building IPs using AXI4, AXI4 Lite and AXI4 Stream Protocol. Basic understanding in Xilinx FPGA Architecture......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
The first phone conversation with the potential employerFind more articles on Articles page