constraints, hierarchical clock tree implementation, block integration and chip finishing. Low power design with power estimation... like Static and Dynamic power analysis at top level and/or sub-system level Full chip / sub system level Clock tree synthesis......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
How to stop thinking about work in free time and to learn to have a restFind more articles on Articles page