and verification of scan architectures, JTAG, memory BIST, ATPG, LBIST. The engineer should be well versed in Verilog/VHDL RTL coding......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
Find more articles on Articles page