of experience in FPGA Design and Schematic design is a plus. • 1-2 years of IP/SoC Physical Layer Electrical Validation experience... is a plus. • Familiarity with Verilog RTL coding for FPGA, python,C/C++ • Good communication skills • Candidates are expected......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
How to stop thinking about work in free time and to learn to have a restFind more articles on Articles page