, Tempus Have experience in driving timing convergence at Chip-level and Hard-Macro level In-depth knowledge cross-talk noise..., Signal Integrity, Layout Parasitic Extraction, feed through handling, Knowledge of ASIC back-end design flows and methods......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
How to stop thinking about work in free time and to learn to have a restFind more articles on Articles page