tasks include writing timing constraints, power-aware synthesis, power-aware formal verification, CLP, Primetime, PTPX, CECO... with a leading chipset company · Experience in Synthesis (FC, DC, Genus), Formal Verification (LEC / Formality), Conformal Low......
Job Location: Bangalore, Karnataka, IndiaSelected articles on work and employment, which may be found interesting:
Ten precepts of the beginnerFind more articles on Articles page