experience, leading DFT efforts for large processor and/or SOC designs is a plus. Knowledge of DFT techniques such as JTAG/IEEE......
Job Location:Selected articles on work and employment, which may be found interesting:
What to do if you are excessively loaded with the work?Find more articles on Articles page