for both RTL and Gate level Lint check, Clock domain crossing analysis and sanity synthesis. Support post silicon debug activities... architecture and RTL design Sound knowledge of logic design with Verilog/system Verilog, LINT, Clock Domain Crossing Analysis......
Job Location: Hyderabad, Telangana - Secunderabad, Telangana, IndiaSelected articles on work and employment, which may be found interesting:
5 signs of an ideal chiefFind more articles on Articles page