IP level Design and Verification (DV) environments, craft highly reusable best-in-class UVM TB, implement effective... architecture, best in class DV methodology, verification on accelerated platforms, FW-HW interactions, complexities of FPGA and SOC......
Job Location: Pune, Maharashtra, IndiaSelected articles on work and employment, which may be found interesting:
How to stop thinking about work in free time and to learn to have a restFind more articles on Articles page